QSB Command List

Document Version 1.28 5/5/2021





Terms and Conditions of License for use of gratuitous software

Thank you for purchasing US Digital products.

By downloading or using US Digital software, you agree to the terms and conditions below and as further detailed on our website at http://www.usdigital.com/company/termsconditions.shtml. If you do not agree with such terms and conditions, do not use the software. You may promptly return the software and other items that are part of this product in their original package with your sales receipt to your point of purchase for a full refund, or if you have downloaded this software from a US Digital web site, then you must stop using the software and destroy any copies of the software in your possession or control. These terms and conditions which accompany the original or new versions of the software and patches, point releases, maintenance releases, updates, enhancements, or upgrades thereto upon installation or download, are applicable.

Permission to use, copy, modify and distribute this software without fee is hereby granted. US Digital makes no warranty or representations about the suitability of the software for any purpose. It is provided "AS IS" without any express or implied warranty, including the implied warranties of merchantability, fitness for a particular purpose and non-infringement. US Digital shall not be liable for any direct, indirect, special or consequential damages resulting from the loss of use, data or projects, whether in an action of contract or tort, arising out of or in connection with the use or performance of this software. Your use of the software is entirely at your own risk. In connection with the software, you agree to comply with all export laws and restrictions and regulations of the Department of Commerce, the United States Department of Treasury Office of Foreign Assets Control ("OFAC"), or other United States or foreign agency or authority, and you agree not to export, or allow the export or re-export of the software in violation of any such restrictions, laws or regulations.

Downloading or using US Digital software is implicit acceptance of these terms and conditions and as further detailed at <u>http://www.usdigital.com/company/terms-conditions.shtml</u>.



Changelog

Date	Comment(s)
06/10/2013	Version 1.22 - Added command to support multiple baud rates.
03/26/2014	Version 1.23 - Removed references to QSB-I product.
03/01/2016	Version 1.24 - Reworded definition of index synchronization in register MDR0 bit 6.
08/15/2017	Version 1.25 – Made clarifications to various sections of the document. Added sample commands after each register definition.
11/29/2018	Version 1.26 – Added section to define the factory default parameter values.
06/03/2019	Version 1.27 – Added a better description of the quadrature counter register (CNTR). Clarified Streaming mode.
05/05/2021	Version 1.28 – Added information about the processing time required for each Quadrature, PWM and Analog measurement.



Product Features:

The QSB is an inexpensive device that provides a PC interface (via USB) to many types of US Digital encoder products. In addition, some variations of the QSB provide step and direction control signal outputs to a stepper motor driver, such as the US Digital MD3 and provide 4-bits of digital I/O and an analog voltage input. There are three different variations in QSB product line.

QSB Variations:

- 1. The QSB-S provides one single-ended encoder interface; selectable as a quadrature, step/direction, PWM or analog input.
- 2. The QSB-D provides one differential encoder interface with a 1-bit digital I/O port.
- 3. The QSB-M provides one single-ended encoder interface; selectable as a quadrature, step/direction, PWM or analog input. There is also a 4-bit digital I/O interface, with an option to attach two selected output lines (step and direction) to a stepper motor driver interface.

Serial Communication:

The commands and responses are sent in RS-232 format over a virtual COM port connection through the USB. The default factory data rate is 230.4 kb/s, 8 data bits, no parity, 1 stop bit, no flow control. The RTS line must be held low and the DTR line must be held high for normal operation. The QSB can be reset with a high-low-high transition on the DTR line.

Digital I/O:

The digital I/O connections can be configured as general purpose I/O, as motor step and direction control, or as input/output triggers for the internal encoder step counter. The counter's I/O triggers are listed below:

- 1. Any of the four digital inputs can be configured to capture the current encoder count value upon a positive or negative step change in the digital input state. This feature is configured using the DIG I/O CONFIG register.
- Digital output, bit 0, can be configured to output a pulse in response to a quadrature counter index, match, underflow or overflow event. The event trigger is enabled in the MDR1 register. The pulse duration is set using the INTERVAL RATE register.

Command Format:

Commands are sent to the QSB in the format seen in the table below. All commands are composed of a string of ASCII characters terminated by an **EOC** (end of command) sequence. The first field in the command string selects the Command Type; there are three types of commands – **R**ead, **W** rite and



Stream. Registers, within the QSB, are configured to support different functions. The second field, the **Register** field, selects the register to read or modify. The **Data** field holds the value for the selected register. The **EOC** field is a command termination sequence. The commands are sent in RS-232 format over a virtual COM port connection through the USB. The default data rate is 230.4 kb/s, 8 data bits, no parity, 1 stop bit, no flow control. The RTS line must be held low and the DTR line must be held high for normal operation. The QSB can be reset with a high-low-high transition on the DTR line. NOTE: a backspace character will erase a partially entered command from the command buffer; this is useful when entering commands manually from a terminal.

Command Type[1]	Register[2]	<data[18]></data[18]>	EOC[12]

Where:

- "Command Type" is a single upper-case ASCII character indicating an 'R'=read, 'W'=write 'S'=Streaming read. A streaming read will automatically return a register value based on a value change or time interval. NOTE: Multiple registers can be streamed simultaneously.
- "Register" is the index number (see Command List) of the register being addressed. Range is 00 to FF (two upper or lower case ASCII bytes representing a single hex byte)
- "Data" is the optional value to be written to the selected register (eight ASCII hex bytes representing four hex bytes, 00000000 to FFFFFFF). All data entered, less than 8 ASCII hex bytes in length, will be internally converted to a positive signed long value; leading zeros are ignored. Negative values must be entered as four hex bytes in two's-complement format.
- "EOC" is a one to two-byte ASCII character sequence indicating the end of command. The command termination is any single or dual combination of CR and LF characters.

Command Acknowledgement Format:

All commands will be acknowledged. For read and stream commands, the returned Data will be the requested register's value. For write commands, the returned Data value will be a copy of the data that was written. For example, the response to a MODE register "Quadrature Mode" write command could be the ASCII string "w", "00", "00000000", "!", followed by the EOR sequence. At the conclusion of the command response, the QSB is ready to accept another command.

Command Response[1] Register[2] Data[8] <time stamp[8]=""> '!' <eor[12]></eor[12]></time>						
	Command Response[1]	Register[2]	Data[8]	<time stamp[8]=""></time>	'!'	<eor[12]></eor[12]>

Where:

- "Command Response" is a single lower-case ASCII character indicating the Command Type of the last command. An 'r'=read, 'w'=write, 's'=stream, 'e'=error, 'x'=unsupported command.
- "Register" is the index number of the register in the last command. Range is 00 to FF (two ASCII bytes representing a single hex byte).



- "Data" is the value written to, or read from, the selected register (eight ASCII hex bytes representing four hex bytes, 00000000 to FFFFFFF). Returned data will have added leading 0's to fill the entire eight ASCII bytes. If the error response is returned, Data will be the incorrect data value sent to the QSB; this value will not be written to the device.
- "Time Stamp" is the optional time stamp value recorded at the time the data was read. (eight ASCII hex bytes representing four hex bytes, 00000000 to FFFFFFF). The time stamp represents the number of counts of a 1.95ms (1/256 Hz) internal clock since the last counter reset or power-up time. The value will roll-over if not reset by a user command.
- "!" exclamation character. Always present; it is used for an end-of-line indicator.
- "EOR" is the End-Of-Response termination format selected using the EOR TERMINATION register (see below). It could consist of No Termination, CR, LF, Time Stamp or space delimited formatting.

Special Analog Measurement Command Acknowledgement Data Format:

The QSB firmware will allow for combined analog and digital I/O signal measurements for higher data speeds; this could be used for an Oscilloscope application. The Analog measurement mode is activated by setting the ANALOG MODE value in the MODE register. The measurements could then be streamed. The data output rate and format is controlled by the registers: THRESHOLD, INTERVAL RATE and EOR. For analog measurements, the Data section of the Command Acknowledgement format (seen above), is replaced with the 4-byte (eight-character) Data packet shown below:

Time Stamp [16-bits] Digital I/O [4-bits]	00	Analog [10-bits]

Where:

- Time Stamp is a 16-bit 500us counter value (rollover every 32 seconds)
- Digital I/O is the QSB's bit3 bit0 digital input values
- 00 is two zero-bit values
- Analog is a 10-bit digital value representing a 0 5V analog input.



Factory Default Command Parameter Values:

These are the factory default values for the parameters listed in the Command List in the next section. <u>All</u> parameter value changes are stored in volatile memory (RAM) until permanently saved in on-board ROM by writing command #3 to the COMMAND register (16). The non-volatile parameters (see table below) will be restored to their last saved values for each power cycle.

Register Name	Register # (hex)	Factory Default Value (hex)	Non-Volatile (*)
MODE	00	00	*
Dig I/O	01	F	*
Dig I/O Config	02	0000	*
MDR0	03	4F	*
MDR1	04	000	*
Capture	05	0000000	
STR	06	0A	
OTR (CNTR Snapshot)	07	0000000	
DTR	08	000001F3	*
Clear Register	09		
Load Register	0A		
Threshold	OB	0000	*
Interval Rate	0C	FFFF	*
Time Stamp	0D		
Read Encoder Value	OE	0000000	
MD Step Rate	OF	0000020	*
MD Acceleration	10	000186A0	*
MD Move Steps	11	0000000	*
MD Jog Rate	12	0000020	*
MD Status	13	1	
Version	14		
EOR	15	В	*
Command	16		

<u>Note:</u> The internal 32-bit quadrature counter register (CNTR) cannot be read directly; a snapshot of its current count value can be accessed through the OTR register.



Command List:

Registers	Reg#	Command	Product	Data
		Туре	Туре	
MODE	00	R, W	-D, -M, -S	 <u>Encoder Modes</u> This parameter sets/reports the type of encoder being used and reports the bit resolution of a US Digital PWM encoder (when connected). The PWM frequency must be 250 Hz (12-bit) or 1 kHz (10-bit). BITS: B7 B6 B5 B4 B3 B2 B1 B0 B1 B0 =00 - QUADRATURE MODE (*) =01 - PWM MODE =10 - ANALOG MODE (**) B3 B2 = Unused B4 = PWM resolution (read only: 1=12-bit, 0=10-bit) B7-B5 = Unused (*) Step/Direction count also programmable (**) See: "Special Analog Measurement Command Acknowledgement Format" section Data range: 00 – 12 Example: Set PWM Encoder Mode, W0001
DIG I/O	01	R, W, S	-D, -M	Digital I/OA read returns the actual state measured at the four digital I/O bit inputs, bit3 – bit0. A write sets the open-drain output state of the four digital I/O bits.BITS:B3 B2 B1 B01 = Open Drain Output High (internal pull-up) 0 = Open Drain Output LowIn stream mode, a new I/O state is output only if the I/O bit state has changed. A register <i>read</i> will

All functions are activated and configured through the following register settings:



				deactivate the streaming mode.
				Data range: 0 – F
				Example: Stream Digital I/O Inputs: S01
DIG I/O CONFIG	02	R, W	-D, -M	Digital I/O Configuration Set the direction and interrupt capability of the digital I/O pins. All I/O port pins will be set "high" after a write to this configuration register; the user must then set the output states to the desired values by writing to the DIG I/O register. BITS: B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 B3 - B0 Interrupt Polarity – I/O bit3bit0, 1= high-low, 0= low-high B7 - B4 Interrupt enable – I/O bit3bit0, 1= enable, 0=disabled B11 - B8 I/O Direction – I/O bit3bit0, 1=enable, 0=disabled B12 Trigger pulse enable – 1=enable, 0=disable When enabled, a trigger event (see register MDR1) causes an output signal on digital I/O bit 0 for a duration specified by the INTERVAL RATE register. The output pulse polarity depends on the initial output state of digital I/O bit 0. An INTERVAL RATE value of 0 only toggles the digital output. NOTE : There is only one I/O input interrupt implemented; it will load the current encoder value into the CAPTURE register. I/O BITS 0 – 4 can all trigger this interrupt. Be careful if the motor drive is enabled, it uses I/O bits 1 and 2. Data range: 0000 - 1FFF Example: Set All I/O as Outputs, W02F00
MDRO	03	R <i>,</i> W	-D, -M, -S	Counter Mode Register 0
				The MDR0 (Mode Register 0) is an 8-bit
				read/write register that sets up the operating



mode for the internal LS7366R quadrature counter. The following is a breakdown of the
MDR0 bits:
BITS: B7 B6 B5 B4 B3 B2 B1 B0
B1 B0
= 00: non-quadrature count mode. (A = clock, B = direction).
= 01: x1 quadrature count mode (one count per quadrature cycle).
= 10: x2 quadrature count mode (two counts per quadrature cycle).
= 11: x4 quadrature count mode (four counts per quadrature cycle).
B3 B2
= 00: free-running count mode.= 01: single-cycle count mode. The counter is
disabled with a carry or borrow (32-bit counter)
and re-enabled with reset or load. = 10: range-limit count mode. Up and down
count-ranges are limited between DTR and zero,
respectively; counting freezes at these limits but resumes when direction reverses.
= 11: modulo-n count mode. The input clock is divided by a factor of (DTR + 1).
B5 B4
= 00: disable index.
= 01: configure index as the "load CNTR" input (transfers DTR to CNTR).
= 10: configure index as the "reset CNTR" input (clears CNTR to 0).
= 11: configure index as the "load OTR" input
(transfers CNTR to OTR).
B6
= 0: Asynchronous Index – Applied to any phase relationship of A and B inputs. (Asynchronous
index mode is set in non-quadrature modes.)
 = 1: Synchronous Index – Index is applied during a minimum of a quarter cycle of both A and B
inputs high or both A and B inputs low.



				B7 (note: The filter clock input is 24MHz)
				= 0: Filter clock division factor = 1
				= 1: Filter clock division factor = 2
				Data range: 00 – FF
				Example: Sync Index, Reset on Index, Free
				Running, X4 mode, W0363
MDR1	04	R <i>,</i> W	-D, -M, -S	Counter Mode Register 1
				The MDR1 (Mode Register 1) is a 9-bit read/write
				register which is appended to MDR0 for
				additional modes.
				BITS: B8 B7 B6 B5 B4 B3 B2 B1 B0
				B1 B0 = Reserved – always set to 00 (32-bit
				counter mode only)
				B2
				= 0: Enable counting
				= 1: Disable counting
				B3: Encoder Index Polarity
				= 0: Non invert index
				= 1: Invert Index
				B4 Trigger/Capture on Index
				= 0: Disable
				= 1: Enable
				B5 Trigger on Match
				= 0: Disable
				= 1: Enable
				B6 Trigger on Underflow
				= 0: Disable
				= 1: Enable
				P7 Trigger en Overfleuu
				B7 Trigger on Overflow = 0: Disable
				= 1: Enable
				B8 Counter Direction



			1	
				=0: Count-up mode (quad encoder only)
				=1: Count-down mode (quad encoder only)
				NOTE: Capture-on-index or capture-on-interrupt
				events cause the current counter value (CNTR) to
				be copied to the CAPTURE register. Also, an
				output pulse is generated, on Digital I/O bit 0, if a
				trigger flag is set. Bit-12, of the DIG I/O CONFIG
				register, must also be enabled in both cases for
				an output pulse to occur.
				Data range: 00 - 1FF
				Example: Count Up No Triggers, W04000
CAPTURE	05	R, S	-D, -M, -S	Counter Capture Register
				This register contains the value of the quadrature
				state counter (CNTR) captured during an index
				capture event (see MDR1) or the value captured
				at an interrupt event on a digital I/O bit. In
				streaming mode, a new value is output when the
				register value changes. A read of this register will
				cancel the streaming mode if enabled.
				Data range: 0000000 – FFFFFFF
				Data range: 00000000 – FFFFFFF Example: Read Captured Value, R05
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05
STR	06	R, S	-D, -M, -S	-
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05 Counter Status Register
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05 Counter Status Register
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05 Counter Status Register Stores count related status information.
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latch
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latchB6 = BW - Borrow (CNTR underflow) latch
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latchB6 = BW - Borrow (CNTR underflow) latchB5 = CMP - Compare (CNTR = DTR) latch
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latchB6 = BW - Borrow (CNTR underflow) latchB5 = CMP - Compare (CNTR = DTR) latchB4 = IDX - Index latchB3 = CEN - Count enable status: 0: countingdisabled, 1: counting enabled
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latchB6 = BW - Borrow (CNTR underflow) latchB5 = CMP - Compare (CNTR = DTR) latchB4 = IDX - Index latchB3 = CEN - Count enable status: 0: counting
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latchB6 = BW - Borrow (CNTR underflow) latchB5 = CMP - Compare (CNTR = DTR) latchB4 = IDX - Index latchB3 = CEN - Count enable status: 0: countingdisabled, 1: counting enabledB2 = PLS - Power loss indicator latch; set uponpower up
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latchB6 = BW - Borrow (CNTR underflow) latchB5 = CMP - Compare (CNTR = DTR) latchB4 = IDX - Index latchB3 = CEN - Count enable status: 0: countingdisabled, 1: counting enabledB2 = PLS - Power loss indicator latch; set uponpower upB1 = U/D - Count direction indicator: 0: count
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latchB6 = BW - Borrow (CNTR underflow) latchB5 = CMP - Compare (CNTR = DTR) latchB4 = IDX - Index latchB3 = CEN - Count enable status: 0: countingdisabled, 1: counting enabledB2 = PLS - Power loss indicator latch; set uponpower upB1 = U/D - Count direction indicator: 0: countdown, 1: count up.
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latchB6 = BW - Borrow (CNTR underflow) latchB5 = CMP - Compare (CNTR = DTR) latchB4 = IDX - Index latchB3 = CEN - Count enable status: 0: countingdisabled, 1: counting enabledB2 = PLS - Power loss indicator latch; set uponpower upB1 = U/D - Count direction indicator: 0: countdown, 1: count up.B0 = S - Sign bit. Set to 1 on underflow, set to 0
STR	06	R, S	-D, -M, -S	Example: Read Captured Value, R05Counter Status RegisterStores count related status information.BITS:B7 B6 B5 B4 B3 B2 B1 B0B7 = CY - Carry (CNTR overflow) latchB6 = BW - Borrow (CNTR underflow) latchB5 = CMP - Compare (CNTR = DTR) latchB4 = IDX - Index latchB3 = CEN - Count enable status: 0: countingdisabled, 1: counting enabledB2 = PLS - Power loss indicator latch; set uponpower upB1 = U/D - Count direction indicator: 0: countdown, 1: count up.



				the register value changes. A read of this register
				will cancel the streaming mode if enabled.
				Data range: 00 – FF
				Example: Read Status Register, R06
OTR	07	R	-D, -M, -S	Output Transfer Register
				A read of the OTR register returns an
				instantaneous snapshot of the quadrature
				counter register (CNTR).
				Data range: 0000000 – FFFFFFF
				Example: Read OTR Register, R07
DTR	08	R, W	-D, -M, -S	Input Data Transfer Register
				The DTR data can be transferred into the CNTR
				register under program control or by a hardware
				index signal. In compare operations, whereby
				compare flag is set, the DTR is compared with the
				CNTR.
				Data range: 0000000 – FFFFFFF
				Example: Write 499 decimal to DTR, W081F3
CLEAR REG	09	W	-D, -M, -S	Clear Selected Counter Registers
				The following registers can be cleared to 0:
				0 = MDR0
				1 = MDR1
				2 = CNTR
				3 = STR
				Data range: 0 – 3
				Example: Clear CNTR, W092
LOAD REG	0A	W	-D, -M, -S	Load Selected Registers
	-		, , -	The following registers can be loaded:
				0 = Transfer DTR to CNTR
				1 = Transfer CNTR to OTR
				Data ranga: 0 – 1
	1			Data range: 0 – 1 Example: Transfer CNTR >OTR W001
	+			Example: Transfer CNTR->OTR, W0A1
THRESHOLD	OB	D \//		Encoder Count Threshold
	UB	R <i>,</i> W	-D, -M, -S	Encoder Count Threshold This sets the absolute count threshold, between
	1			the previous count value and the current count
	1			value, before a new output value is reported at
	1			the selected interval rate. A value of 0 will
				the selected interval rate. A value of 0 will



				output all values at the selected interval rate.
				Data range: 0000 – FFFF
				Example: Read THRESHOLD, ROB
INTERVAL RATE	0C	R, W	-D, -M, -S	Data Output Interval Rate
				This sets the data output timer in 1.95ms steps
				(1/512 Hz clock). A value of 0xFFFF will disable
				data output. A value of 0x0000 would output
				encoder data with no delay (*). For example, a value of 0x0001 = 1.95ms delay, 0x0002 = 3.9ms
				delay and so on.
				(*) Inherent measurement processing delay of
				100us in PWM and Quadrature modes; 200us in
				Analog mode for each reported value.
				Data range: 0000 – FFFF
TIME STAMP	0D	R, W	-D, -M, -S	Example: Set 9.8ms Interval, W0C5 Time Stamp Value
	00	1 . , vv	-0, -101, -3	The time stamp counter is a 32-bit counter
				incremented every 1.95ms (1/512Hz clock). It is
				used to time-stamp data that is saved in RAM.
				This counter is cleared on a power-cycle or by
				this command; write a 1 to this register to clear
				the timer. A read will return the current 32-bit
				time stamp value. If not reset, a counter rollover
				will happen every 94.5 days.
				Data range: 0000000-FFFFFFF
				Example: Reset TIME STAMP, W0D1
READ ENCODER	OE	R, S	-D, -M, -S	Read the Current Encoder Value
				In Quadrature mode, reading this register returns
				the same value as reading the OTR register. In
				PWM mode, a 10 or 12 bit (4 character, with
				leading 0's) value will be returned. In Analog
				mode, a 10-bit value will be returned. In Stream mode, the new encoder value is output at a rate
				set by the INTERVAL RATE and THRESHOLD
				parameters. A read of the encoder value will
				disable the streaming mode.
				Data range: 0000000 – FFFFFFF
				Example: Stream Encoder Value, SOE



MD STEP RATE	OF	R, W	-M	Motor Step Rate Set motor step rate from 32 – 13000 steps/second. Motor rate will change in increments of 16 steps/second. (hex 20 – 32C8 steps/second) Data range: 00000020 – 000032C8 Example: 1000 steps/sec, W0F3E8
MD ACCEL	10	R, W	-M	Motor Step Acceleration Set motor step acceleration from 64 – 360000 steps/second^2. Motor acceleration will change in increments of 16 steps/second^2. 0x57E40 steps/second^2) Data range: 00000040 – 00057E40 Example: 100K steps/sec, W10186A0
MD MOVE STEPS	11	R,W	-M	Motor Steps to Move Number of steps to move. Range + – (2^31)-1 (negative value indicates direction) Data range: 80000001 to 7FFFFFFF Example: 2000 steps, W117D0
MD JOG RATE	12	R, W	-M	Motor Jog Rate Motor rate in steps/second. Motor rate will change in increments of 16 steps/second. Range -13000 to 13000. (+/-0x32C8) Data range: FFFFCD38 to 000032C8 Example: 1000 steps/sec, W123E8
MD STATUS	13	R, S	-M	Request Motor Movement Status BITS: B4 B3 B2 B1 B0 B0 = Done/Ready B1 = Moving B2 = Paused B3 = Jogging B4 = Motor Enabled In stream mode, the new MD STATUS is output upon a state change. A read of MD STATUS will cancel the streaming mode.



				Data range: 0 – 1F Example: Read MD STATUS, R13
VERSION	14	R	-D, -M, -S	QSB SN, Product Type and Firmware Version Returns the 5-digit device serial number, one- digit product type and two-digit firmware version. In the eight digit response, the first five most significant digits are the serial number, the next digit is the product type and the last two digits are the firmware version.
				Product type code: 0 = QSB-D 1 = QSB-M 2 = QSB-S
				Example, 00001201 = SN: 00001, Type: QSB-S, Version: 01
				Data range: 00000000 – FFFFFFF Example: Read VERSION, R14
EOR	15	R, W	-D, -M, -S	EOR (End Of Response) Termination and Formatting This command defines the type of formatting for the command response termination. Each feature is enabled with a bit=1 or disabled with a bit=0.
				BITS: B3 B2 B1 B0
				B0 = Line Feed B1 = Carriage Return B2 = 4-byte Time Stamp appended to response B3 = Spaces between returned fields
				Data range: 0 – F Example: All Formatting Enabled, W15F
COMMAND	16	w	-D, -M, -S	Execute QSB Command Function



D 1 -	
-D and -S	0 = Motor is immediately stopped. Encoder,
Data=1,	Digital I/O and MD Status streaming data outputs
<i>3, x0A</i>	are deactivated. Motor drive status is set to the
	inactive state; digital I/O port is returned to the
-M	last saved state (see command #3 below).
Data=0-	
хОА	1 = Deactivate Encoder, Digital I/O and MD Status
	streaming data outputs.
	2 = Activate motor drive mode; digital I/O bits 1
	and 2 are reserved for motor drive.
	and 2 are reserved for motor drive.
	3 = Save Parameters between power cycles: save
	register# 00 – 04, 08, 0B, 0C, 0F – 12, 15. Save
	motor drive enable state flag (command #2
	above).
	4 = Motor Stop - Stop the motor using the MD
	ACCEL rate.
	5 = Motor Quit -Immediately stop the motor.
	, ,
	6 = Motor Pause - Pause the motor using the MD
	ACCEL rate.
	7 = Motor Resume - Resume motor operation if
	previously stopped using the Motor Pause
	command. Use the programmed motor
	acceleration.
	8 = Motor Move – Move the selected number of
	MD MOVE STEPS.
	9 = Motor Jog – Jog at the selected MD JOG
	RATE.
	X0A = Communication Baud Rate Selection –
	(firmware version >= 13) where X =
	0 – 9600 Baud
	1 – 19200 Baud
	2 – 38400 Baud
	3 – 56000 Baud
	4 – 115200 Baud
	4 - 113200 Dauu



	5 – 128000 Baud 6 – 230400 Baud 7 – 256000 Baud
	The new Baud rate is permanently saved between power cycles
	Data range: 0 – 70A Example: Save Parameters, W163 Set 230400 Baud, W1660A

